switches, a successive approximation register (SAR), and a dlgital-to-ana- . The technique can be equally applied to measure capacitance differences and random or controlled sources of charge injection. Since in sensor applications the sense capacitors may be much smaller than a picofarad, MOS charge injection causes a large error and must be canceled. The technique can measure errors due to capacitive mismatch, comparator offset, and charge injection and can compensate a system that has these errors. It is ideal for measuring capacitance differences (as in pacitive sensors) and reducing inherent circuit errors.
Iog converter (DAC
The basic circuit is shown in Fig. 1 structures. An open-loop topology was implemented. An on-chip isolation amplifier was used to buffer the sensitive node to a comparator off-chip.
Three CMOS runs using MOSIS were made. Fig. 2 shows the die photograph of one of the chips. Five chips per run were obtained. As is shown in Table I Table I . Fig. 3 shows the positions of the circuits on the test chip.
Circuits 1 and 3 have the same switch size as do circuits 2 and 4, while circuits 1 and 3 differ in parasitic capacitance as do circuits 2 and 4. Circuit 5 has no intentionally added parasitic capacitance. (5) and (7). We believe' that the discrepancy in standard deviations between the negative and positive measurements is caused by slight asymmetrical noise coupling of the control signals to the test 2. CKT1 has CP = 5 PF, CKT3 has CP = 2 PF, CKT5 has CP = 1PF
+meas denotes a positive measurement
where CR has V,,r across it in step 1.
-mess denotes a negative measurement
where CS has V,,f across it in step 1. and V~z are the voltages applied in step 2. Sequences 8-10 yield the same result as given by (7) and a digital-to-analog converter. It provides extremely high resolution and an inherently digital readout. Its simplicity and compatibility with digital signal processing make it ideally suited for readout in sensor systems requiring a capacit ante difference measurement.
